

RK3576 (Power)





Note:
Caps of between dashed red lines and RK3576 should be placed under the RK3576 package.
Other caps should be placed close to the RK3576 package

RK3576 (GND)





RK3576 (PMUIO0/1)





RK3576 (SARADC)





Note:
Caps of between dashed red lines and RK3576 should be placed under the RK3576 package.
Other caps should be placed close to the RK3576 package

BOOT MODE CONFIG

Config Table for SARADC_VIN0_BOOT

Item	Rup	Rdown	ADC Value	Boot Mode
Config1	NC	10K	0	USB (Maskrom mode)
Config2	100K	11.3K	416	FSPI0->USB
Config3	100K	24.9K	816	FSPI1_M0->EMMC->USB
Config4	100K	43K	1231	FSPI1_M1->EMMC->USB
Config5	100K	68K	1658	FSPI0->UFS->USB
Config6	100K	100K	2048	FSPI1_M0->UFS->USB
Config7	68K	100K	2438	UFS->USB
Config8	43K	100K	2864	UFS->SDMMC0->USB
Config9	24.9K	100K	3279	RFU
Config10	11.3K	100K	3679	EMMC->SDMMC0->USB
Config11	10K	NC	4095	EMMC->USB

RK3576 (DDRPHY)

LPDDR4_DQ0_A W1 — LP4_DQ0_A/LP4X_DQ0_A/LP5_DQ0_A
LPDDR4_DQ1_A 1T1 — LP4_DQ1_A/LP4X_DQ1_A/LP5_DQ1_A
LPDDR4_DQ2_A 1P1 — LP4_DQ2_A/LP4X_DQ2_A/LP5_DQ2_A
LPDDR4_DQ3_A U1 — LP4_DQ3_A/LP4X_DQ3_A/LP5_DQ3_A
LPDDR4_DQ4_A 1V3 — LP4_DQ4_A/LP4X_DQ4_A/LP5_DQ4_A
LPDDR4_DQ5_A 1W4 — LP4_DQ5_A/LP4X_DQ5_A/LP5_DQ5_A
LPDDR4_DQ6_A AC1 — LP4_DQ6_A/LP4X_DQ6_A/LP5_DQ6_A
LPDDR4_DQ7_A AB1 — LP4_DQ7_A/LP4X_DQ7_A/LP5_DQ7_A

LPDDR4_DMI0_A 1V1 — LP4_DMI0_A/LP4X_DMI0_A/LP5_DMI0_A

LPDDR4_DQS0P_A 1U1 — LP4_DQS0P_A/LP4X_DQS0P_A/LP5_RDQS0P_A
LPDDR4_DQS0N_A Y1 — LP4_DQS0N_A/LP4X_DQS0N_A/LP5_RDQS0N_A

1V5 — LP5_WCKOP_A
1V4 — LP5_WCKON_A

LPDDR4_DQ8_A AF1 — LP4_DQ8_A/LP4X_DQ8_A/LP5_DQ8_A
LPDDR4_DQ9_A 1AB1 — LP4_DQ9_A/LP4X_DQ9_A/LP5_DQ9_A
LPDDR4_DQ10_A 1AD1 — LP4_DQ10_A/LP4X_DQ10_A/LP5_DQ10_A
LPDDR4_DQ11_A AH1 — LP4_DQ11_A/LP4X_DQ11_A/LP5_DQ11_A
LPDDR4_DQ12_A 1Y1 — LP4_DQ12_A/LP4X_DQ12_A/LP5_DQ12_A
LPDDR4_DQ13_A 1W2 — LP4_DQ13_A/LP4X_DQ13_A/LP5_DQ13_A
LPDDR4_DQ14_A 1AA3 — LP4_DQ14_A/LP4X_DQ14_A/LP5_DQ14_A
LPDDR4_DQ15_A 1AA1 — LP4_DQ15_A/LP4X_DQ15_A/LP5_DQ15_A
LPDDR4_DMI1_A AE1 — LP4_DMI1_A/LP4X_DMI1_A/LP5_DMI1_A
LPDDR4_DQS1P_A 1AB4 — LP4_DQS1P_A/LP4X_DQS1P_A/LP5_RDQS1P_A
LPDDR4_DQS1N_A 1AB3 — LP4_DQS1N_A/LP4X_DQS1N_A/LP5_RDQS1N_A

1AA6 — LP5_WCK1P_A
1AA5 — LP5_WCK1N_A

LPDDR4_A0_A T1 — LP4_A0_A/LP4X_A0_A/LP5_A0_A
LPDDR4_A1_A 1N1 — LP4_A1_A/LP4X_A1_A/LP5_A1_A
LPDDR4_A2_A 1R3 — LP4_A2_A/LP4X_A2_A/LP5_A2_A
LPDDR4_A3_A 1T2 — LP4_A3_A/LP4X_A3_A/LP5_A3_A
LPDDR4_A4_A 1M5 — LP4_A4_A/LP4X_A4_A/LP5_A4_A
LPDDR4_A5_A 1P5 — LP4_A5_A/LP4X_A5_A/LP5_A5_A
1R5 — LP5_A6_A

LPDDR4_CLKP_A 1L1 — LP4_CLKP_A/LP4X_CLKP_A/LP5_CLKP_A
LPDDR4_CLKN_A P1 — LP4_CLKN_A/LP4X_CLKN_A/LP5_CLKN_A

LPDDR4_CSN0_A 1R4 — LP4_CSN0_A/LP4X_CSN0_A
LPDDR4_CSN1_A 1T4 — LP4_CSN1_A/LP4X_CSN1_A

LPDDR4_CKE0_A 1N3 — LP4_CKE0_A/LP4X_CKE0_A/LP5_CSN0_A
LPDDR4_CKE1_A 1N5 — LP4_CKE1_A/LP4X_CKE1_A/LP5_CSN1_A

VDDQ_DDR_S0 — R17 240Ω — 1R6
Placed close to the RK3576 package

ZQ_A

VDDA_DDR_PLL_S0 — R19 0Ω — 2C3
VCCA_1V8_S0 — 2D2
C60 100nF, C61 100nF
R20 0Ω — 2C2
GND

DDRPHY_PLL_DVDD
DDRPHY_PLL_AVDD1V8
DDR_PLL Power
1.8V
DDRPHY_PLL_AVSS

VDD_DDR_S0 — 2E2, 2F3, 2G2, 2G3, 2H2
DDRPHY_DVDD_0
DDRPHY_DVDD_1
DDRPHY_DVDD_2
DDRPHY_DVDD_3
DDRPHY_DVDD_4
DDR Digital Core Power

RK3576
U8.7

LP4_DQ0_B/LP4X_DQ0_B/LP5_DQ0_B 1D2 — LPDDR4_DQ0_B
LP4_DQ1_B/LP4X_DQ1_B/LP5_DQ1_B 1F2 — LPDDR4_DQ1_B
LP4_DQ2_B/LP4X_DQ2_B/LP5_DQ2_B 1G1 — LPDDR4_DQ2_B
LP4_DQ3_B/LP4X_DQ3_B/LP5_DQ3_B K1 — LPDDR4_DQ3_B
LP4_DQ4_B/LP4X_DQ4_B/LP5_DQ4_B 1C3 — LPDDR4_DQ4_B
LP4_DQ5_B/LP4X_DQ5_B/LP5_DQ5_B 1B3 — LPDDR4_DQ5_B
LP4_DQ6_B/LP4X_DQ6_B/LP5_DQ6_B A5 — LPDDR4_DQ6_B
LP4_DQ7_B/LP4X_DQ7_B/LP5_DQ7_B G1 — LPDDR4_DQ7_B

LP4_DMI0_B/LP4X_DMI0_B/LP5_DMI0_B B4 — LPDDR4_DMI0_B

LP4_DQS0P_B/LP4X_DQS0P_B/LP5_RDQS0P_B H1 — LPDDR4_DQS0P_B
LP4_DQS0N_B/LP4X_DQS0N_B/LP5_RDQS0N_B 1F1 — LPDDR4_DQS0N_B

LP5_WCKOP_B 1G5
LP5_WCKON_B 1G4

LP4_DQ8_B/LP4X_DQ8_B/LP5_DQ8_B 1A1 — LPDDR4_DQ8_B
LP4_DQ9_B/LP4X_DQ9_B/LP5_DQ9_B B1 — LPDDR4_DQ9_B
LP4_DQ10_B/LP4X_DQ10_B/LP5_DQ10_B B2 — LPDDR4_DQ10_B
LP4_DQ11_B/LP4X_DQ11_B/LP5_DQ11_B A2 — LPDDR4_DQ11_B
LP4_DQ12_B/LP4X_DQ12_B/LP5_DQ12_B 1E1 — LPDDR4_DQ12_B
LP4_DQ13_B/LP4X_DQ13_B/LP5_DQ13_B 1C1 — LPDDR4_DQ13_B
LP4_DQ14_B/LP4X_DQ14_B/LP5_DQ14_B E1 — LPDDR4_DQ14_B
LP4_DQ15_B/LP4X_DQ15_B/LP5_DQ15_B D1 — LPDDR4_DQ15_B
LP4_DMI1_B/LP4X_DMI1_B/LP5_DMI1_B 1B1 — LPDDR4_DMI1_B
LP4_DQS1P_B/LP4X_DQS1P_B/LP5_RDQS1P_B A3 — LPDDR4_DQS1P_B
LP4_DQS1N_B/LP4X_DQS1N_B/LP5_RDQS1N_B B3 — LPDDR4_DQS1N_B

LP5_WCK1P_B 1D4
LP5_WCK1N_B 1E4

LP4_A0_B/LP4X_A0_B/LP5_A0_B L1 — LPDDR4_A0_B
LP4_A1_B/LP4X_A1_B/LP5_A1_B 1J1 — LPDDR4_A1_B
LP4_A2_B/LP4X_A2_B/LP5_A2_B 1J3 — LPDDR4_A2_B
LP4_A3_B/LP4X_A3_B/LP5_A3_B 1G2 — LPDDR4_A3_B
LP4_A4_B/LP4X_A4_B/LP5_A4_B 1F4 — LPDDR4_A4_B
LP4_A5_B/LP4X_A5_B/LP5_A5_B 1K5 — LPDDR4_A5_B
LP5_A6_B 1H5

LP4_CLKP_B/LP4X_CLKP_B/LP5_CLKP_B 1K1 — LPDDR4_CLKP_B
LP4_CLKN_B/LP4X_CLKN_B/LP5_CLKN_B N1 — LPDDR4_CLKN_B

LP4_CSN0_B/LP4X_CSN0_B 1J5 — LPDDR4_CSN0_B
LP4_CSN1_B/LP4X_CSN1_B 1K4 — LPDDR4_CSN1_B

LP4_CKE0_B/LP4X_CKE0_B/LP5_CSN0_B 1K2 — LPDDR4_CKE0_B
LP4_CKE1_B/LP4X_CKE1_B/LP5_CSN1_B 1M3 — LPDDR4_CKE1_B
LP4_RESET/LP4X_RESET/LP5_RESET 1U5 — LPDDR4_RESET

VDDQ_DDR_S0 — R18 240Ω — 1J6
Placed close to the RK3576 package

ZQ_B

LPDDR4/4X=1.1V
DDRPHY_CKE_VDDQ
LP4/4X_CKE&LP5_CS & Reset Power
2B2 — VDDQ_DDR_CKE_S3

CK Power
LPDDR4/4X=0.6V
DDRPHY_CK_VDDQ
VDDQ_DDR_S0 — 2D1

DDR IO Power
LPDDR4/4X=0.6V
DDRPHY_VDDQ_0 2E1
DDRPHY_VDDQ_1 2F1
DDRPHY_VDDQ_2 2F2
DDRPHY_VDDQ_3 2G1
DDRPHY_VDDQ_4 2H1
DDRPHY_VDDQ_5 2J2

VDDQ_DDR_S0
C62 100nF, C63 1uF, C64 1uF, C65 10uF, C66 22uF, C67 22uF
GND

VDDQ_DDR_CKE_S3
C68 1uF
GND

VDD_DDR_S0
C69 100nF, C70 1uF, C71 1uF, C72 10uF, C73 22uF, C74 22uF
GND

LPDDR4_DQ0_A — LPDDR4_DQ0_A
LPDDR4_DQ1_A — LPDDR4_DQ1_A
LPDDR4_DQ2_A — LPDDR4_DQ2_A
LPDDR4_DQ3_A — LPDDR4_DQ3_A
LPDDR4_DQ4_A — LPDDR4_DQ4_A
LPDDR4_DQ5_A — LPDDR4_DQ5_A
LPDDR4_DQ6_A — LPDDR4_DQ6_A
LPDDR4_DQ7_A — LPDDR4_DQ7_A

LPDDR4_DMI0_A — LPDDR4_DMI0_A

LPDDR4_DQS0P_A — LPDDR4_DQS0P_A
LPDDR4_DQS0N_A — LPDDR4_DQS0N_A

LPDDR4_DQ8_A — LPDDR4_DQ8_A
LPDDR4_DQ9_A — LPDDR4_DQ9_A
LPDDR4_DQ10_A — LPDDR4_DQ10_A
LPDDR4_DQ11_A — LPDDR4_DQ11_A
LPDDR4_DQ12_A — LPDDR4_DQ12_A
LPDDR4_DQ13_A — LPDDR4_DQ13_A
LPDDR4_DQ14_A — LPDDR4_DQ14_A
LPDDR4_DQ15_A — LPDDR4_DQ15_A
LPDDR4_DMI1_A — LPDDR4_DMI1_A
LPDDR4_DQS1P_A — LPDDR4_DQS1P_A
LPDDR4_DQS1N_A — LPDDR4_DQS1N_A

LPDDR4_A0_A — LPDDR4_A0_A
LPDDR4_A1_A — LPDDR4_A1_A
LPDDR4_A2_A — LPDDR4_A2_A
LPDDR4_A3_A — LPDDR4_A3_A
LPDDR4_A4_A — LPDDR4_A4_A
LPDDR4_A5_A — LPDDR4_A5_A

LPDDR4_CLKP_A — LPDDR4_CLKP_A
LPDDR4_CLKN_A — LPDDR4_CLKN_A

LPDDR4_DQ0_B — LPDDR4_DQ0_B
LPDDR4_DQ1_B — LPDDR4_DQ1_B
LPDDR4_DQ2_B — LPDDR4_DQ2_B
LPDDR4_DQ3_B — LPDDR4_DQ3_B
LPDDR4_DQ4_B — LPDDR4_DQ4_B
LPDDR4_DQ5_B — LPDDR4_DQ5_B
LPDDR4_DQ6_B — LPDDR4_DQ6_B
LPDDR4_DQ7_B — LPDDR4_DQ7_B

LPDDR4_DMI0_B — LPDDR4_DMI0_B

LPDDR4_DQS0P_B — LPDDR4_DQS0P_B
LPDDR4_DQS0N_B — LPDDR4_DQS0N_B

LPDDR4_DQ8_B — LPDDR4_DQ8_B
LPDDR4_DQ9_B — LPDDR4_DQ9_B
LPDDR4_DQ10_B — LPDDR4_DQ10_B
LPDDR4_DQ11_B — LPDDR4_DQ11_B
LPDDR4_DQ12_B — LPDDR4_DQ12_B
LPDDR4_DQ13_B — LPDDR4_DQ13_B
LPDDR4_DQ14_B — LPDDR4_DQ14_B
LPDDR4_DQ15_B — LPDDR4_DQ15_B
LPDDR4_DMI1_B — LPDDR4_DMI1_B
LPDDR4_DQS1P_B — LPDDR4_DQS1P_B
LPDDR4_DQS1N_B — LPDDR4_DQS1N_B

LPDDR4_A0_B — LPDDR4_A0_B
LPDDR4_A1_B — LPDDR4_A1_B
LPDDR4_A2_B — LPDDR4_A2_B
LPDDR4_A3_B — LPDDR4_A3_B
LPDDR4_A4_B — LPDDR4_A4_B
LPDDR4_A5_B — LPDDR4_A5_B

LPDDR4_CLKP_B — LPDDR4_CLKP_B
LPDDR4_CLKN_B — LPDDR4_CLKN_B

LPDDR4_CKE0_A — LPDDR4_CKE0_A
LPDDR4_CKE1_A — LPDDR4_CKE1_A


LPDDR4_CKE0_B — LPDDR4_CKE0_B
LPDDR4_CKE1_B — LPDDR4_CKE1_B


LPDDR4_RESET — LPDDR4_RESET

LPDDR4_CSN0_A — LPDDR4_CSN0_A
LPDDR4_CSN1_A — LPDDR4_CSN1_A


LPDDR4_CSN0_B — LPDDR4_CSN0_B
LPDDR4_CSN1_B — LPDDR4_CSN1_B

RK3576 (UFS2.1)







RK3576 (VCCIO0)




RK3576 (VCCIO1)



RK3576 (USB3/DP)




RK3576 (USB2)




The USB2 OTG1 function cannot be used, if the PCIe1 or SATA1 function of Combo PHY1 is selected


RK3576 (MIPI DCPHY)




RK3576 (MIPI DPHY CSI RX)



RK3576 (HDMI/eDP)



RK3576 (PCIe/SATA/USB3)



RK3576 (VCCIO2)

U8.18

VCCIO2 Domain

Operating Voltage=1.8V/3.3V

SAI1_MCLK_M0/SAI4_MCLK_M0/AUPLL_CLK_IN_M2/PWM2_CH5_M0/GPIO4_A2_d	1D6	SAI1_MCLK_M0
SAI1_SCLK_M0/FLEXBUS1_CSN_M4/SPI3_CSN0_M2/UART5_RTSN_M1/I2C2_SCL_M2/PWM2_CH4_M1/GPIO4_A3_d	1C6	SAI1_SCLK_M0
SAI4_SCLK_M0/PDM1_SDI3_M1/FLEXBUS0_D13_M1/SPI3_MOSI_M2/UART6_TX_M0/I2C4_SCL_M1/CAN0_TX_M2/GPIO4_A4_d	1C5	USB3_HOST_PWREN_H
SAI1_LRCK_M0/FLEXBUS1_D12_M1/SPI4_CSN1_M2/UART5_CTSN_M1/I2C2_SDA_M2/PCIE1_CLKREQN_M2/GPIO4_A5_d	1B6	SAI1_LRCK_M0
SAI4_LRCK_M0/PDM1_CLK0_M1/FLEXBUS0_D14_M1/SPI3_MISO_M2/UART6_RX_M0/I2C4_SDA_M1/CAN0_RX_M2/GPIO4_A6_d	1B5	USB_OTG0_PWREN_H
SAI1_SDO0_M0/SAI4_SDI_M0/SPI3_CLK_M2/PWM2_CH6_M0/GPIO4_A7_d	A7	SAI1_SDO0_M0
SAI1_SDO1_M0/SAI1_SDI3_M0/PDM1_CLK1_M1/FLEXBUS1_D13_M1/SPI4_CLK_M2/UART5_TX_M1/UART6_RTSN_M0/UART2_RTSN_M1/GPIO4_B0_d	1A5	HP_DET_L
SAI1_SDO2_M0/SAI1_SDI2_M0/PDM1_SDI2_M1/FLEXBUS1_D14_M1/SPI4_MOSI_M2/UART5_RX_M1/UART6_CTSN_M0/UART2_CTSN_M1/GPIO4_B1_d	B7	LED_RED_EN
SAI1_SDO3_M0/SAI1_SDI1_M0/PDM1_SDI1_M1/FLEXBUS1_D15_M1/SPI4_MISO_M2/MIPI_TE_M0/GPIO4_B2_d	B6	LED_GREEN_EN
SAI1_SDI0_M0/SAI4_SDO_M0/PDM1_SDI0_M1/SPI4_CSN0_M2/SPI3_CSN1_M2/PWM2_CH7_M0/GPIO4_B3_d	1A6	SAI1_SDI0_M0
SPDIF_RX0_M0/FLEXBUS0_CSN_M4/UART2_RX_M1/I2C3_SDA_M0/CAN1_RX_M2/GPIO4_B4_d	B8	I2C3_SDA_M0_AUDIO
SPDIF_TX0_M0/FLEXBUS0_D15_M1/UART2_TX_M1/I2C3_SCL_M0/PCIE0_CLKREQN_M2/CAN1_TX_M2/GPIO4_B5_d	1A4	I2C3_SCL_M0_AUDIO

RK3576

VCCIO2_VCC — 2A2 — VCCIO_AUDIO

C115 100nF

GND

VCCIO_AUDIO

R33 2.2kΩ

R34 2.2kΩ

I2C3_SDA_M0_AUDIO

I2C3_SCL_M0_AUDIO

RK3576 (VCCIO3)

VCCIO3 Domain

Operating Voltage=1.8V/3.3V

U8.19

ETH1_RXD2_M1/SDMMC1_D0_M0/SAI3_SCLK_M1/I2C9_SDA_M1/SPI1_CLK_M0/PCIE1_CLKREQN_M1/PWM1_CH0_M1/GPIO1_B4_d	A28	SDMMC1_D0_M0
ETH1_RXD3_M1/SDMMC1_D1_M0/SAI3_LRCK_M1/I2C9_SCL_M1/SPI1_MOSI_M0/PWM1_CH1_M1/GPIO1_B5_d	B27	SDMMC1_D1_M0
ETH1_RXCLK_M1/SDMMC1_D2_M0/SAI3_SDO_M1/UART3_CTSN_M2/SPI1_MISO_M0/PCIE0_CLKREQN_M1/GPIO1_B6_d	1A23	SDMMC1_D2_M0
ETH1_TXD2_M1/SDMMC1_D3_M0/SAI3_SDI_M1/UART3_RTSN_M2/SPI1_CSN0_M0/GPIO1_B7_d	A27	SDMMC1_D3_M0
ETH1_TXD3_M1/SDMMC1_CMD_M0/PDM0_SDI2_M2/UART3_TX_M2/SPI1_CSN1_M0/PWM0_CH0_M1/GPIO1_C0_d	B26	SDMMC1_CMD_M0
ETH1_TXCLK_M1/SDMMC1_CLK_M0/SAI3_MCLK_M1/PDM0_CLK0_M2/UART3_RX_M2/GPIO1_C1_d	1B22	SDMMC1_CLK_M0
ETH1_PPSCLK_M1/SDMMC1_PWREN_M0/FSPI1_RSTN_M1/FSPI1_CSN1_M1/UART4_RTSN_M1/I2C6_SCL_M1/SPI2_CSN1_M1/PWM1_CH2_M1/GPIO1_C2_u	B29	UART4_RTSN_M1
ETH1_PPSTRIG_M1/SDMMC1_DETN_M0/FSPI1_CSN0_M1/UART4_CTSN_M1/I2C6_SDA_M1/SPI2_CSN0_M1/GPIO1_C3_u	1C23	UART4_CTSN_M1
ETH1_TXD0_M1/FSPI1_D0_M1/UART4_TX_M1/UART2_RTSN_M0/SPI2_MOSI_M1/PCIE0_BUTTONRSTN/GPIO1_C4_d	1B23	UART4_TX_M1
ETH1_TXD1_M1/FSPI1_D1_M1/UART4_RX_M1/UART2_CTSN_M0/SPI2_MISO_M1/PCIE1_BUTTONRSTN/GPIO1_C5_d	B28	UART4_RX_M1
ETH1_TXCTL_M1/FSPI1_D2_M1/PDM0_SDIO_M2/UART2_TX_M0/I2C8_SCL_M1/SATA_CPPOD/GPIO1_C6_d	A26	WIFI_REG_ON_H
ETH1_RXD0_M1/FSPI1_D3_M1/PDM0_SDI1_M2/UART2_RX_M0/I2C8_SDA_M1/SATA_CPDET/GPIO1_C7_d	1C22	BT_REG_ON_H
ETH1_RXD1_M1/SAI2_SDO_M0/UART10_TX_M1/GPIO1_D0_d	C29	SAI2_SDO_M0
ETH1_RXCTL_M1/SAI2_SCLK_M0/UART10_RX_M1/I3C0_SDA_PU_M1/GPIO1_D1_d	1D22	SAI2_SCLK_M0
ETH1_MDC_M1/SAI2_LRCK_M0/I3C0_SCL_M1/PWM1_CH3_M1/GPIO1_D2_d	1A24	SAI2_LRCK_M0
ETH1_MDIO_M1/SAI2_SDI_M0/I3C0_SDA_M1/PWM1_CH4_M1/GPIO1_D3_d	C28	SAI2_SDI_M0
ETH1_MCLK_M1/SAI2_MCLK_M0/PDM0_SDI3_M2/SPDIF_RX1_M2/UART10_RTSN_M1/I2C5_SCL_M1/GPIO1_D4_d	1E21	HOST_WAKE_BT_H
ETH_CLK1_25M_OUT_M1/FSPI1_CLK_M1/PDM0_CLK1_M2/SPDIF_TX1_M2/UART10_CTSN_M1/I2C5_SDA_M1/SPI2_CLK_M1/SATA_MPSWITCH/CLK1_32K_OUT/GPIO1_D5_d	1E22	LCD_PWREN_H

RK3576

VCCIO3_VCC — 2B10 — VCCIO_WL

C116 100nF

GND

RK3576 (VCCIO6)

U8.20

VCCIO6 Domain

Operating Voltage=1.8V/3.3V

DSM_AUD_LP_M1/SAI4_MCLK_M2/HDMI_TX_CEC_M0/I2C7_SCL_M3/SPI4_CSN1_M0/UART11_TX_M2/PWM1_CH5_M1/GPIO4_C0_d	AK3	HDMI_TX_CEC_M0
DSM_AUD_LN_M1/HDMI_TX_HPDIN_M0/PCIE1_CLKREQN_M3/I2C7_SDA_M3/EDP_TX_HPDIN_M0/UART11_RX_M2/PWM0_CH1_M1/GPIO4_C1_d	AK2	HDMI_TX_HPDIN_M0
DSM_AUD_RP_M1/HDMI_TX_SCL/I2C2_SCL_M3/CAN0_TX_M1/UART9_TX_M2/PWM2_CH0_M1/GPIO4_C2_d	AL2	HDMI_TX_SCL
DSM_AUD_RN_M1/HDMI_TX_SDA/I2C2_SDA_M3/CAN0_RX_M1/UART9_RX_M2/PWM2_CH1_M1/GPIO4_C3_d	1AE2	HDMI_TX_SDA
ISP_PRELIGHT_TRIG_M1/SAI4_LRCK_M2/DP_HPDIN_M0/I2C3_SCL_M3/SPI4_CSN0_M0/UART6_TX_M3/PWM2_CH6_M1/GPIO4_C4_d	AL3	SPI4_CSN0_M0
ISP_FLASH_TRIGOUT_M1/SAI4_SDO_M2/VP0_SYNC_OUT/SATA1_ACTLED_M1/I2C3_SDA_M3/SPI4_MOSI_M0/UART6_RX_M3/PWM2_CH5_M1/GPIO4_C5_d	AK1	SPI4_MOSI_M0
SAI4_SDI_M2/VP1_SYNC_OUT/PCIE0_CLKREQN_M3/SATA0_ACTLED_M1/I2C6_SCL_M3/SPI4_MISO_M0/CAN1_TX_M1/PWM2_CH2_M1/GPIO4_C6_d	1AE1	SPI4_MISO_M0
SAI4_SCLK_M2/VP2_SYNC_OUT/I2C6_SDA_M3/SPI4_CLK_M0/CAN1_RX_M1/PWM2_CH3_M1/GPIO4_C7_d	AJ1	SPI4_CLK_M0


RK3576

VCCIO6_VCC — 2N3 — VCC_3V3_S0


C117 100nF


GND


RK3576 (VCCIO4)




RK3576 (VCCIO5)





U9.1
VCC5V0_SYS_S5
GND
C122 10uF
VCC5
SW5
VOUT5
FB5
VDD_GPU_S0
L1 470nH
C129 47uF
C130 47uF
R41 49.9kΩ
R44 100kΩ
VCC6
C131 10uF
VDDQ_DDR_S0
Default:0.61V
L3 470nH
C133 22uF
C134 22uF
R45 22kΩ
C135 100pF
R47 100kΩ
SW6
VOUT6
FB6
VCC9
C140 10uF
VDD2_DDR_S3
Default:1.1V
L5 470nH
C142 22uF
C143 22uF
R48 120kΩ
C144 100pF
R50 100kΩ
SW9
VOUT9
FB9
VCC8
C149 10uF
VCC_1V8_S3
Default:1.8V
L7 470nH
C153 22uF
C154 22uF
SW8
VOUT8
VCC10
C155 10uF
VDD_DDR_S0
Default:0.85V
Low frequency:
0.85V-->0.75V
L9 470nH
C161 22uF
C162 22uF
SW10
VOUT10
RK806S-5
VCC1
VCC1
C123 10uF
SW1
SW1
VOUT1
FB1
L2 240nH
VDD_CPU_BIG_S0
C126 47uF
C127 47uF
C128 22uF
VCC2
VCC2
C132 10uF
SW2
SW2
VOUT2
FB2
L4 240nH
VDD_NPU_S0
C137 47uF
C138 47uF
C139 22uF
VCC3
C141 10uF
SW3
VOUT3
L6 240nH
VDD_CPU_LIT_S0
C146 47uF
C147 47uF
C148 22uF
VCC4
C150 10uF
SW4
VOUT4
L8 240nH
VCC_3V3_S3
C151 47uF
C152 47uF
VCC7
C156 10uF
SW7
VOUT7
L10 470nH
VDD_LOGIC_S0
C159 47uF
C160 47uF


VCC5V0_SYS_S5
R53 0Ω
U9.2
VCCA1V8_PLDO6_S3
C164 1uF
VCCIO
CS
I2C_MODE_SEL
MOSI/SDA
I2C1_SDA_M0_RK806
CLK/SCL
I2C1_SCL_M0_RK806
MISO/PWRCRTL3
TP3
VCC5V0_SYS_S5
C171 4.7uF
C172 1uF
VCCA
PWRCRTL2
PMIC_PWR_CTRL2
PWRCRTL1
PMIC_PWR_CTRL1
SYNC
SYNC_CLK
EXT_EN
PMIC_EXT_EN_OUT
INT
PMIC_INT_L
R54 200kΩ
VDC
RESETB
RESET_L
PWRON
EP
D1 B5819WS
R55 200kΩ
C179 1nF
C180 100nF
C178 10nF
RK806S-5
VCC_2V0_PLDO_S3
C165 1uF
VCC11
VCC5V0_SYS_S5
C169 1uF
VCC12
VCC_1V1_NLDO_S3
C174 1uF
VCC13
VCC_1V1_NLDO_S3
C181 1uF
VCC14
RK806S-5
PLDO1
VCCA_1V8_S0
C163 2.2uF
PLDO2
VCC_1V8_S0_P
C166 2.2uF
PLDO3
VDDA_1V2_S0
C167 2.2uF
PLDO4
VCCA_3V3_S0
C168 2.2uF
PLDO5
VCCIO_SD_S0
C170 2.2uF
NLDO1
VDD_0V75_S3
C173 2.2uF
NLDO2
VDDA_DDR_PLL_S0
C175 2.2uF
NLDO3
VDDA0V75_HDMI_S0
C176 2.2uF
NLDO4
VDDA_0V85_S0
C177 2.2uF
NLDO5
VDDA_0V75_S0
C182 2.2uF
GND


VCC_2V0_PLDO_S3




VCC_1V1_NLDO_S3




VCCIO_1V8_S0




VCC_3V3_S0



RTC



VDD_LOGIC_MEM EXT



LPDDR4/4X

LPDDR4_DQ0_A
LPDDR4_DQ1_A
LPDDR4_DQ2_A
LPDDR4_DQ3_A
LPDDR4_DQ4_A
LPDDR4_DQ5_A
LPDDR4_DQ6_A
LPDDR4_DQ7_A
LPDDR4_DQ0_B
LPDDR4_DQ1_B
LPDDR4_DQ2_B
LPDDR4_DQ3_B
LPDDR4_DQ4_B
LPDDR4_DQ5_B
LPDDR4_DQ6_B
LPDDR4_DQ7_B

LPDDR4_DQS0P_A
LPDDR4_DQS0N_A
LPDDR4_DQS0P_B
LPDDR4_DQS0N_B

LPDDR4_DMI0_A
LPDDR4_DMI0_B

LPDDR4_DQ8_A
LPDDR4_DQ9_A
LPDDR4_DQ10_A
LPDDR4_DQ11_A
LPDDR4_DQ12_A
LPDDR4_DQ13_A
LPDDR4_DQ14_A
LPDDR4_DQ15_A
LPDDR4_DQ8_B
LPDDR4_DQ9_B
LPDDR4_DQ10_B
LPDDR4_DQ11_B
LPDDR4_DQ12_B
LPDDR4_DQ13_B
LPDDR4_DQ14_B
LPDDR4_DQ15_B

LPDDR4_DQS1P_A
LPDDR4_DQS1N_A
LPDDR4_DQS1P_B
LPDDR4_DQS1N_B

LPDDR4_DMI1_A
LPDDR4_DMI1_B

LPDDR4_A0_A
LPDDR4_A1_A
LPDDR4_A2_A
LPDDR4_A3_A
LPDDR4_A4_A
LPDDR4_A5_A
LPDDR4_A0_B
LPDDR4_A1_B
LPDDR4_A2_B
LPDDR4_A3_B
LPDDR4_A4_B
LPDDR4_A5_B

LPDDR4_CLKP_A
LPDDR4_CLKN_A
LPDDR4_CLKP_B
LPDDR4_CLKN_B

LPDDR4_CSN0_A
LPDDR4_CSN1_A
LPDDR4_CSN0_B
LPDDR4_CSN1_B

LPDDR4_CKE0_A
LPDDR4_CKE1_A
LPDDR4_CKE0_B
LPDDR4_CKE1_B

LPDDR4_RESET

PMIC_PWR_CTRL2

U10.1

LPDDR4_DQ0_A	B2	DQ0_A	DQ0_B	AA2	LPDDR4_DQ0_B
LPDDR4_DQ1_A	C2	DQ1_A	DQ1_B	Y2	LPDDR4_DQ1_B
LPDDR4_DQ2_A	E2	DQ2_A	DQ2_B	V2	LPDDR4_DQ2_B
LPDDR4_DQ3_A	F2	DQ3_A	DQ3_B	U2	LPDDR4_DQ3_B
LPDDR4_DQ4_A	F4	DQ4_A	DQ4_B	U4	LPDDR4_DQ4_B
LPDDR4_DQ5_A	E4	DQ5_A	DQ5_B	V4	LPDDR4_DQ5_B
LPDDR4_DQ6_A	C4	DQ6_A	DQ6_B	Y4	LPDDR4_DQ6_B
LPDDR4_DQ7_A	B4	DQ7_A	DQ7_B	AA4	LPDDR4_DQ7_B
LPDDR4_DQS0P_A	D3	DQS0_t_A	DQS0_t_B	W3	LPDDR4_DQS0P_B
LPDDR4_DQS0N_A	E3	DQS0_c_A	DQS0_c_B	V3	LPDDR4_DQS0N_B
LPDDR4_DMI0_A	C3	DMI0_A	DMI0_B	Y3	LPDDR4_DMI0_B
LPDDR4_DQ8_A	B11	DQ8_A	DQ8_B	AA11	LPDDR4_DQ8_B
LPDDR4_DQ9_A	C11	DQ9_A	DQ9_B	Y11	LPDDR4_DQ9_B
LPDDR4_DQ10_A	E11	DQ10_A	DQ10_B	V11	LPDDR4_DQ10_B
LPDDR4_DQ11_A	F11	DQ11_A	DQ11_B	U11	LPDDR4_DQ11_B
LPDDR4_DQ12_A	F9	DQ12_A	DQ12_B	U9	LPDDR4_DQ12_B
LPDDR4_DQ13_A	E9	DQ13_A	DQ13_B	V9	LPDDR4_DQ13_B
LPDDR4_DQ14_A	C9	DQ14_A	DQ14_B	Y9	LPDDR4_DQ14_B
LPDDR4_DQ15_A	B9	DQ15_A	DQ15_B	AA9	LPDDR4_DQ15_B
LPDDR4_DQS1P_A	D10	DQS1_t_A	DQS1_t_B	W10	LPDDR4_DQS1P_B
LPDDR4_DQS1N_A	E10	DQS1_c_A	DQS1_c_B	V10	LPDDR4_DQS1N_B
LPDDR4_DMI1_A	C10	DMI1_A	DMI1_B	Y10	LPDDR4_DMI1_B
LPDDR4_A0_A	H2	CA0_A	CA0_B	R2	LPDDR4_A0_B
LPDDR4_A1_A	J2	CA1_A	CA1_B	P2	LPDDR4_A1_B
LPDDR4_A2_A	H9	CA2_A	CA2_B	R9	LPDDR4_A2_B
LPDDR4_A3_A	H10	CA3_A	CA3_B	R10	LPDDR4_A3_B
LPDDR4_A4_A	H11	CA4_A	CA4_B	R11	LPDDR4_A4_B
LPDDR4_A5_A	J11	CA5_A	CA5_B	P11	LPDDR4_A5_B
LPDDR4_CLKP_A	J8	CK_t_A	CK_t_B	P8	LPDDR4_CLKP_B
LPDDR4_CLKN_A	J9	CK_c_A	CK_c_B	P9	LPDDR4_CLKN_B
LPDDR4_CKE0_A	J4	CKE0_A	CKE0_B	P4	LPDDR4_CKE0_B
LPDDR4_CKE1_A	J5	CKE1_A	CKE1_B	P5	LPDDR4_CKE1_B
	K8	NC	NC	N8	
LPDDR4_CSN0_A	H4	CS0_A	CS0_B	R4	LPDDR4_CSN0_B
LPDDR4_CSN1_A	H3	CS1_A	CS1_B	R3	LPDDR4_CSN1_B
	K5	NC	NC	N5	
VDD2_DDR_S3	G2	ODT_CA_A	ODT_CA_B	T2	VDD2_DDR_S3
VDDQ_DRAM_S0	R71 240Ω	ZQ0			
	R72 240Ω	ZQ1			
	G11	NC	RESET_n	T11	LPDDR4_RESET
	AB1	DNU	DNU	A1	
	AB2	DNU	DNU	A2	
	AB11	DNU	DNU	A11	
	AB12	DNU	DNU	A12	
	B1	DNU	DNU	AA1	
	B12	DNU	DNU	AA12	

FLXC2004G-N1

C201 1nF

GND

U10.2

VDD1_1V8_DDR_S3	F1	VDD1	VSS	A3	
	F12	VDD1	VSS	A10	
	G4	VDD1	VSS	AB3	
	G9	VDD1	VSS	AB5	
	T4	VDD1	VSS	AB8	
	T9	VDD1	VSS	AB10	
	U1	VDD1	VSS	C1	
	U12	VDD1	VSS	C5	
			VSS	C8	
			VSS	C12	
			VSS	D2	
VDD2_DDR_S3	A4	VDD2	VSS	D4	
	A9	VDD2	VSS	D9	
	F5	VDD2	VSS	D11	
	F8	VDD2	VSS	E1	
	H1	VDD2	VSS	E5	
	H5	VDD2	VSS	E8	
	H8	VDD2	VSS	E12	
	H12	VDD2	VSS	G1	
	K1	VDD2	VSS	G3	
	K3	VDD2	VSS	G5	
	K10	VDD2	VSS	G8	
	K12	VDD2	VSS	G10	
	N1	VDD2	VSS	G12	
	N3	VDD2	VSS	J1	
	N10	VDD2	VSS	J3	
	N12	VDD2	VSS	J10	
	R1	VDD2	VSS	J12	
	R5	VDD2	VSS	K2	
	R8	VDD2	VSS	K4	
	R12	VDD2	VSS	K9	
	U5	VDD2	VSS	K11	
	U8	VDD2	VSS	N2	
	AB4	VDD2	VSS	N4	
	AB9	VDD2	VSS	N9	
			VSS	N11	
			VSS	P1	
VDDQ_DRAM_S0	AA3	VDDQ	VSS	P3	
	AA5	VDDQ	VSS	P10	
	AA8	VDDQ	VSS	P12	
	AA10	VDDQ	VSS	T1	
	B3	VDDQ	VSS	T3	
	B5	VDDQ	VSS	T5	
	B8	VDDQ	VSS	T8	
	B10	VDDQ	VSS	T10	
	D1	VDDQ	VSS	T12	
	D5	VDDQ	VSS	V1	
	D8	VDDQ	VSS	V5	
	D12	VDDQ	VSS	V8	
	F3	VDDQ	VSS	V12	
	F10	VDDQ	VSS	W2	
	U3	VDDQ	VSS	W4	
	U10	VDDQ	VSS	W9	
	W1	VDDQ	VSS	W11	
	W5	VDDQ	VSS	Y1	
	W8	VDDQ	VSS	Y12	
	W12	VDDQ	VSS	Y8	
			VSS	Y5	

FLXC2004G-N1

GND

VDD1_1V8_DDR_S3
R73 0Ω
VCCA1V8_PLDO6_S3
R74 0Ω
VCCA1V8_PLDO6_S3
C220 10uF
GND

VDDQ_DRAM_S0
R75 0Ω
VDDQ_DDR_S0
VDD2_DDR_S3
R76 0Ω

Select: LPDDR4x

VDDQ_DDR_CKE_S3
R77 0Ω
VDD2_DDR_S3

VDDQ_DRAM_S0

C202 22uF	C203 10uF	C204 10uF	C205 1uF	C206 1uF	C207 100nF	C208 100nF	C209 100nF	C210 100nF	C211 100nF	C212 100nF	C213 100nF	C214 100nF	C215 100nF	C216 100nF	C217 100nF	C218 100nF	C219 100nF			
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND			

VDD2_DDR_S3

C221 22uF	C222 10uF	C223 10uF	C224 1uF	C225 1uF	C226 100nF	C227 100nF	C228 100nF	C229 100nF	C230 100nF	C231 100nF	C232 100nF	C233 100nF	C234 100nF							
GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND							

VDD1_1V8_DDR_S3

C235 10uF	C236 100nF	C237 100nF	C238 100nF	C239 100nF	C240 100nF	C241 100nF	C242 100nF
GND	GND	GND	GND	GND	GND	GND	GND

eMMC FLASH

EMMC_D0
EMMC_D1
EMMC_D2
EMMC_D3
EMMC_D4
EMMC_D5
EMMC_D6
EMMC_D7

EMMC_CMD

EMMC_CLKOUT

EMMC_DATA_STROBE

EMMC_RSTN

VCCIO_1V8_S0

R78 10kΩ
R79 10kΩ

U11.1

EMMC_D0 A3 DAT0
EMMC_D1 A4 DAT1
EMMC_D2 A5 DAT2
EMMC_D3 B2 DAT3
EMMC_D4 B3 DAT4
EMMC_D5 B4 DAT5
EMMC_D6 B5 DAT6
EMMC_D7 B6 DAT7

EMMC_CMD M5 CMD

EMMC_CLKOUT M6 CLK

GND C249 10pF

EMMC_DATA_STROBE R80 0Ω H5 DS

VCCIO_1V8_S0

GND R81 47kΩ

R82 10kΩ

EMMC_RSTN K5 RST_N

C2 VDDI

C250 1uF

GND

MKEMF128GT2E-C

VCCQ C6
VCCQ M4
VCCQ N4
VCCQ P3
VCCQ P5

VCCIO_1V8_S0

C243 100nF
C244 100nF
C245 4.7uF

GND GND GND

VCC E6
VCC F5
VCC J10
VCC K9

VCC_3V3_S0

C246 100nF
C247 100nF
C248 4.7uF

GND GND GND

VSS J5
VSS A6
VSSQ C4
VSS E7
VSS G5
VSS H10
VSS

VSS K8
VSSQ N2
VSSQ N5
VSSQ P4
VSSQ P6

RFU K10
RFU E10
RFU E10
RFU E9

GND

U11.2

A1	NC	NC	P14
A2	NC	NC	P13
A7	NC	NC	P12
A8	NC	NC	P11
A9	NC	NC	P9
A10	NC	NC	P8
A11	NC	NC	P2
A12	NC	NC	P1
A13	NC	NC	N14
A14	NC	NC	N13
B1	NC	NC	N12
B7	NC	NC	N11
B8	NC	NC	N10
B9	NC	NC	N9
B10	NC	NC	N8
B11	NC	NC	N7
B12	NC	NC	N6
B13	NC	NC	N3
B14	NC	NC	N1
C1	NC	NC	M14
C3	NC	NC	M13
C5	NC	NC	M12
C7	NC	NC	M11
C8	NC	NC	M10
C9	NC	NC	M9
C10	NC	NC	M8
C11	NC	NC	M7
C12	NC	NC	M3
C13	NC	NC	M2
C14	NC	NC	M1
D1	NC	NC	L14
D2	NC	NC	L13
D3	NC	NC	L12
D4	NC	NC	L3
D12	NC	NC	L2
D13	NC	NC	L1
D14	NC	NC	K14
E1	NC	NC	K13
E2	NC	NC	K12
E3	NC	NC	K3
E12	NC	NC	K2
E13	NC	NC	K1
E14	NC	NC	J14
F1	NC	NC	J13
F2	NC	NC	J12
F3	NC	NC	J3
F12	NC	NC	J2
F13	NC	NC	J1
F14	NC	NC	H14
G1	NC	NC	H13
G2	NC	NC	H12
G11	NC	NC	H3
G13	NC	NC	H2
G14	NC	NC	H1
E5	RFU	RFU	P10
E8	RFU	RFU	P7
G3	RFU	RFU	K7
G10	RFU	RFU	K6

MKEMF128GT2E-C

HDMI TX0

CN1

HDMI_TX_SBDP
HDMI_TX_SBDN
HDMI_TX_D0P
HDMI_TX_D0N
HDMI_TX_D1P
HDMI_TX_D1N
HDMI_TX_D2P
HDMI_TX_D2N
HDMI_TX_D3P
HDMI_TX_D3N
HDMI_TX_SDA
HDMI_TX_SCL
HDMI_TX_CEC_M0
HDMI_TX_HPDIN_M0
HDMI_TX_ON_H

SDIO WIFI6

SDMMC1_CLK_M0
SDMMC1_CMD_M0
SDMMC1_D0_M0
SDMMC1_D1_M0
SDMMC1_D2_M0
SDMMC1_D3_M0
UART4_RX_M1
UART4_TX_M1
UART4_CTSN_M1
UART4_RTSN_M1
SAI2_SCLK_M0
SAI2_LRCK_M0
SAI2_SDO_M0
SAI2_SDI_M0
BT_REG_ON_H
WIFI_REG_ON_H
HOST_WAKE_BT_H
WIFI_WAKE_HOST_H
BT_WAKE_HOST_H
32KOUT_RTC2WIFI

DF40C-100DS-0.4V(51)

GND

GPHY To JR45

GMAC0_TXD0_M0
GMAC0_TXD1_M0
GMAC0_TXD2_M0
GMAC0_TXD3_M0
GMAC0_TXCTL_M0
GMAC0_TXCLK_M0

Giga PHY1_WAN

GMAC0_RXD0_M0
GMAC0_RXD1_M0
GMAC0_RXD2_M0
GMAC0_RXD3_M0
GMAC0_RXCTL_M0
GMAC0_RXCLK_M0
GMAC0_MCLKINOUT_M0
GMAC0_MDC_M0
GMAC0_MDIO_M0
GMAC0_RSTN
GMAC0_INT/PMEB
GMAC1_TXD0_M0
GMAC1_TXD1_M0
GMAC1_TXD2_M0
GMAC1_TXD3_M0
GMAC1_TXCTL_M0
GMAC1_TXCLK_M0
GMAC1_RXD0_M0
GMAC1_RXD1_M0
GMAC1_RXD2_M0
GMAC1_RXD3_M0
GMAC1_RXCTL_M0
GMAC1_RXCLK_M0
GMAC1_MCLKINOUT_M0
GMAC1_MDC_M0
GMAC1_MDIO_M0
GMAC1_RSTN
GMAC1_INT/PMEB

AUDIO CODEC

CN2

SAI1_MCLK_M0
SAI1_SCLK_M0
SAI1_LRCK_M0
SAI1_SDO0_M0
SAI1_SDI0_M0
I2C3_SCL_M0_AUDIO
I2C3_SDA_M0_AUDIO

40PIN_GPIO

HP_DET_L
UART0_TX_M0_DEBUG
UART0_RX_M0_DEBUG
SARADC_VIN4
SAI0_SCLK_M1
SAI0_LRCK_M1
SAI0_SDI0_M1
SAI0_SDO0_M1
SAI0_MCLK_M1
SPI4_CSN0_M0
SPI4_MOSI_M0
SPI4_MISO_M0
SPI4_CLK_M0
I2C8_SCL_M2/UART7_TX_M0
I2C8_SDA_M2/UART7_RX_M0
GPIO3_A0_D
PWM2_CH7_M2/SPDIF_TX0_M2
GPIO2_D6_D/PWM2_CH6_M2
GPIO3_B0_D_1V8
GPIO3_C7_D_1V8
GPIO3_D4_D_1V8
I2C4_SDA_M3_MIPI_CSI3
I2C4_SCL_M3_MIPI_CSI3
PWM_CH0_M3/GPIO3_A4_1V8
BAT1
FAN_PWM2_CH7_M3
LED_GREEN_EN
LED_RED_EN

DF40C-100DS-0.4V(51)

VCC5V0_SYS_S5

GND

USB HUB & TYPE C

USB2_OTG0_DP
USB2_OTG0_DM
DP_TX_AUXP
DP_TX_AUXN
USB3_OTG0_SSRX1P/DP_TX_D0P
USB3_OTG0_SSRX1N/DP_TX_D0N
USB3_OTG0_SSTX1P/DP_TX_D1P
USB3_OTG0_SSTX1N/DP_TX_D1N
USB3_OTG0_SSRX2P/DP_TX_D2P
USB3_OTG0_SSRX2N/DP_TX_D2N
USB3_OTG0_SSTX2P/DP_TX_D3P
USB3_OTG0_SSTX2N/DP_TX_D3N
USB2_OTG0_VBUSDET
TYPEC_DPTX_AUX_PUPDCTL1
TYPEC_DPTX_AUX_PUPDCTL2
I2C2_SDA_M0_CC_RTC
I2C2_SCL_M0_CC_RTC
USBCC_INT_L
USB_OTG0_PWREN_H
I2C2_SDA_M1_TP
I2C0_SCL_M1_TP
USBCC2_INT_L
SARADC_VIN7
USB2_HOST1_DP
USB2_HOST1_DM
USB3_HOST1_SSTXP
USB3_HOST1_SSTXN
USB3_HOST1_SSRXP
USB3_HOST1_SSRXN
USB3_HOST_PWREN_H

CSI0_MIPI

CN3

MIPI_DPHY_CSI1_RX_D0N
MIPI_DPHY_CSI1_RX_D0P
MIPI_DPHY_CSI1_RX_D1N
MIPI_DPHY_CSI1_RX_D1P
MIPI_DPHY_CSI1_RX_CLKN
MIPI_DPHY_CSI1_RX_CLKP
MIPI_DPHY_CSI1_RX_D2N/CSI2_RX_D0N
MIPI_DPHY_CSI1_RX_D2P/CSI2_RX_D0P
MIPI_DPHY_CSI1_RX_D3N/CSI2_RX_D1N
MIPI_DPHY_CSI1_RX_D3P/CSI2_RX_D1P
MIPI_DPHY_CSI2_RX_CLKN
MIPI_DPHY_CSI2_RX_CLKP
MIPI_DPHY_CSI1_CAM_CLKOUT
MIPI_DPHY_CSI2_CAM_CLKOUT
I2C5_SDA_M3_MIPI_CSI1
I2C5_SCL_M3_MIPI_CSI1
MIPI_DPHY_CSI1_PDN_H
MIPI_DPHY_CSI2_PDN_H
MIPI_DPHY_CSI1/2_RST

DSI_MIPI

MIPI_DPHY_DSI_TX_D0N
MIPI_DPHY_DSI_TX_D0P
MIPI_DPHY_DSI_TX_D1N
MIPI_DPHY_DSI_TX_D1P
MIPI_DPHY_DSI_TX_D2N
MIPI_DPHY_DSI_TX_D2P
MIPI_DPHY_DSI_TX_D3N
MIPI_DPHY_DSI_TX_D3P
MIPI_DPHY_DSI_TX_CLKN
MIPI_DPHY_DSI_TX_CLKP
I2C0_SCL_M1_TP
I2C0_SDA_M1_TP
TP_INT_L
TP_RST_L
LCD_BL_PWM1_CH1_M0
LCD_PWREN_H
LCD_RESET_L
LCD_BL_EN_H

CS1_MIPI

MIPI_DPHY_CSI3_RX_D0N
MIPI_DPHY_CSI3_RX_D0P
MIPI_DPHY_CSI3_RX_D1N
MIPI_DPHY_CSI3_RX_D1P
MIPI_DPHY_CSI3_RX_CLKN
MIPI_DPHY_CSI3_RX_CLKP
MIPI_DPHY_CSI3_RX_D2N/CSI4_RX_D0N
MIPI_DPHY_CSI3_RX_D2P/CSI4_RX_D0P
MIPI_DPHY_CSI3_RX_D3N/CSI4_RX_D1N
MIPI_DPHY_CSI3_RX_D3P/CSI4_RX_D1P
MIPI_DPHY_CSI4_RX_CLKN
MIPI_DPHY_CSI4_RX_CLKP
MIPI_DPHY_CSI3_CAM_CLKOUT
MIPI_DPHY_CSI4_CAM_CLKOUT
I2C4_SDA_M3_MIPI_CSI3
I2C4_SCL_M3_MIPI_CSI3
MIPI_DPHY_CSI3_PDN_H
MIPI_DPHY_CSI4_PDN_H
MIPI_DPHY_CSI3/4_RST

TF CARD

SDMMC0_D0
SDMMC0_D1
SDMMC0_D2
SDMMC0_D3
SDMMC0_CMD
SDMMC0_CLK
SDMMC0_DET_L
SDMMC0_PWREN_H

M.2_PCIE

PCIE0_REFCLKP
PCIE0_REFCLKN
PCIE0_TXP
PCIE0_TXN
PCIE0_RXP
PCIE0_RXN
PCIE0_CLKREQN_M0
PCIE0_WAKEN_M0
PCIE0_PERSTN
PCIE_PWR_EN

DF40C-100DS-0.4V(51)

GND